Abstract-A novel hybrid, modular multilevel converter is presented that utilizes a combination of half-bridge and novel three-level cells where the three-level cells utilize a clamp circuit which, under dc side faults, is capable of blocking fault current thereby avoiding overcurrents in the freewheel diodes. This dc fault blocking capability is demonstrated through simulation and is shown to be as good as the modular multilevel converter which utilizes full-bridge cells but with the added benefits of: lower conduction losses; fewer diode and semiconductor switching devices, and; fewer shoot-through modes. The semiconductor count and conduction loss of the proposed converter are reduced to around 66.5% and 72% of that of modular multilevel converter based on the full-bridge cells respectively, yielding lower semiconductor cost and improved efficiency. Dc fault ride-through operation is realized without exposing the semiconductors to significant fault currents and overvoltages due to the full dc fault blocking capability of the converter.
. Three-phase currents of HB-MMC when the pole-to-pole dc fault occurs at 0.14 s, all normalized to 2 kA. Model based on parameters shown in Table III. low impedance of the short circuit and this may cause serious damage to the converters and associated semiconductors.
Traditionally, ac or dc circuit breakers (CBs) are required to disconnect the HB-MMC from the ac grid or dc fault point [3] . However, the response of conventional mechanical CBs is too slow and the semiconductors still endure high-current stress during the response time. References [4] [5] [6] [7] present bypass elements, typically thyristors, that are used to protect the antiparallel diodes of the HB cells. However, the ac CB and bypass element have to be rated at the full prospective short-circuit current. The solid-state dc CB can achieve fast interruption time but at high capital cost and significant onstate operational losses due to the semiconductors in the main current path [8] . Hybrid dc CBs have been proposed where a mechanical path serves as the main conduction path with minimal losses during normal operation, and a parallel-connected solid-state breaker is used for dc fault isolation [9] [10] [11] . However, it has a relatively large footprint and its capital cost is still high [11] .
Besides the aforementioned dc fault isolation approaches, different topologies based on the conventional MMC are addressed in [4] and [12] . Another alternative replaces the HB cells with the full-bridge (FB) cells; thus, the capacitors can be inserted into the circuit in either polarity. This feature allows the FB-based MMC (FB-MMC) to block dc faults and offers greater controllability [12] . However, this approach requires twice the number of semiconductors in the conduction path; thus, higher semiconductor power losses than the equivalent HB arrangement are expected.
Based on active controlled power-electronic components, the dc transformer is presented in [4] and [13] . It is mainly used to connect dc links with different voltage levels. However, an additional benefit of using the dc transformer is the isolation of dc faults. By blocking the active switches of the dc transformer, the dc fault can be isolated rapidly; thus, the remaining healthy parts of the dc grid can still function after the fault. But the aforementioned functionalities are achieved at the expense of 0885-8977 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. [23] and [24] showing dc fault current direction and generation of only at its output. (b) Mixed-cell topology. much higher capital cost and power losses, and a larger footprint compared to the FB-MMC suggested in [12] . Recently, the hybrid converter concept has been proposed which combines different topologies in order to optimize converter performances. Based on current source converters and FB-MMCs, the alternate-arm multilevel converter is presented in [14] [15] [16] [17] . This topology can block dc faults with reduced semiconductor losses compared to the FB-MMC; however, the director switches, composed of series-connected insulated-gate bipolar transistors (IGBTs), are still required. Furthermore, its ac voltage flexibility is limited and large dc filters are required to eliminate the predominant 6th harmonic in the dc current [17] [18] [19] . References [2] and [20] [21] [22] present the hybrid multilevel converter which uses the two-level converter in series with cascaded FB cells. It can block dc faults but the dc capacitors are still needed to maintain the dc-link voltage stable and the active switches of the two-level VSC still suffer high-voltage stresses.
References [23] , [24] propose the clamp double (CD) submodule, shown in Fig. 2(a) , to reduce the losses and block the dc fault. By using the clamp circuit, the number of devices in the conduction path is reduced to 3/4 of that for FB-MMC, while it can block an ac fault by connecting the two capacitors in series. However, for the dc fault, the two capacitors are connected in parallel, hence, the CD cell only utilizes half of the possible cell capacitor voltages to block dc faults. In addition, during the initial stages of the fault immediately after switches have been disabled, the fault current will only flow through the cell capacitor with lowest voltage until it is charged to the same voltage as the other capacitor. As a result, the fault current is not shared between the two parallel circuits.
The cross-connected (CC) cells presented in [25] and [26] can generate to block the dc fault. However, the two clamp switches must tolerate twice the capacitor voltage; hence, the series connection of two switches is required typically and both dynamic and static voltage balancing techniques are necessary. In addition, to reduce the cell capacitance in normal operation or operate the converter continuously under dc fault conditions, the CC cells are required to generate negative voltages ( and ). Thus, the clamp switches must operate in a switching mode to change the polarity of the output voltage, resulting in higher switching losses compared to the FB cell.
The mixed cell presented in [26] and [27] connects an HB cell with an FB cell in series to obtain the dc fault blocking capability and reduce the losses [ Fig. 2(b) ]. It can generate a negative voltage , which allows the converter to block the dc fault and offers greater controllability than the HB cell. Besides, its losses are expected to be the same as the CD cell. However, it uses one more IGBT and one less diode compared with the CD cell; thus, its device cost is higher. In addition, it can only provide to block the dc fault, which is the same as that with the CD cell. In [28] , an improved configuration which removes the IGBT in Fig. 2(b) was proposed. This configuration uses one less diode compared to the CD cell but retains dc fault blocking capability. In [29] , a mixed HB and FB configuration was proposed with the ratio between FB and HB cells per arm being higher than one, yielding a slightly lower efficiency though it can transfer more power than the conventional MMC by utilizing the negative output voltage capability of the FB cells.
In order to overcome the aforementioned problems, the three-level (TL) cell-based hybrid MMC (TL-HMMC) is proposed and its operation, including dc fault blocking capability, is researched. The proposed TL cell is introduced in Section II along with the converter topology, operating principle, and capacitance requirement. In Section III, the switching model of the TL-HMMC is presented and the control strategy is introduced and discussed. The dc fault blocking capability of the TL-HMMC is assessed in Section IV, considering a two-terminal HVDC link. Section V concludes this paper.
II. THREE-LEVEL CELL-BASED HYBRID MMC

A. Three-Level Cell With Full DC Fault Blocking Capability
To achieve the full dc fault blocking capability with reduced losses and semiconductor costs, the TL cells with two active clamp switches are proposed [ Fig. 3(a) ]. It is effectively two HB cells connected in series by a clamp circuit. Its switching states are detailed in Table I . In normal operation, switches and are always on. Thus, the positive current, which has the same direction as the reference current , flows through and , while the negative current would flow through and . The TL cell is equivalent to two series-connected HB cells and can generate three output levels ( and ) under normal operation. Note that the voltages of diodes and is both clamped at by switches and , respectively, in normal operation.
The TL cell can fully utilize the cell voltage to suppress the fault current and achieve the dc fault blocking capability, as shown in Fig. 3(b) . Once a fault is detected, all switches are turned off. Then, the dc fault current flows through the diodes , and and charges the capacitors and . The capacitors and are effectively connected in series, presenting the sum of and voltages to the fault current path; hence, the output voltage of the cell is which acts in opposition to the applied ac line voltages to block the dc fault current. This differs from the parallel capacitors in the dc fault path for the clamp double cell shown in Fig. 2 , which only generates during dc faults. As a result, fewer HB submodules have to be replaced by TL cells to block the dc fault in the hybrid MMC, as detailed in Section II-B. This yields lower losses and semiconductor costs. From the aforementioned operating principle, it can be seen that all devices of the TL cell endure the same voltage stress (cell capacitor voltage ) during both normal and fault conditions, which standardizes the choice TABLE I  SWITCHING TABLE FOR THE THREE-LEVEL CELL of power devices in HB and TL cells [23] , [24] . Also, the semiconductors of the clamp circuit do not need to operate in the switching mode; thus, diodes and do not require fast recovery characteristics, and the system loss can be reduced by choosing clamp switching devices with low conduction losses.
In the FB-MMC, each pair of switches contributes a shoot-through mode where switches in the same leg could be switched on simultaneously by, for example, electromagnetic-interference (EMI) noise, causing fault currents. By using the clamp circuit with two switches shown in Fig. 3 , fewer shoot-through modes exist while still ensuring dc blocking capability, yielding potentially higher reliability. Also note that besides offering full dc fault blocking capability, the proposed TL cells can still isolate ac faults in the same way as HB cells.
Besides connecting two HB cells, the proposed clamp circuit can connect other cells which do not have dc fault blocking capability, such as the neutral-point-clamped (NPC) and flying capacitor (FC)-based cells, Fig. 4 . These alternative configurations can generate five voltage levels ( , and ) and only one quarter of the alternative cell modules is required in the stack compared with the conventional HB and FB cell system. Thus, the two alternative topologies significantly reduce the complexity of control in terms of the number of cells and associated signals, which are often associated with improved reliability of the converter system [30] , particularly, if the cell modulation can be made semiautonomous.
However, compared with the proposed TL cell, the device voltage stresses of the clamp circuit in Fig. 4 (a) are doubled and series-connected semiconductors would be necessary. The same problem applies to the capacitor for the FC structure in Fig. 4(b) . Although all of the devices of the NPC structure in Fig. 4(c) have the same voltage rating, two more diodes and are required, resulting in higher capital cost. Hence, they are not preferable in practical applications, compared with the proposed TL cells. is the dc-link voltage, and are the HB and TL cell numbers per arm, respectively, and is the equivalent cell number per arm where . The onstate loss can be minimized by arranging a suitable ratio between the TL cell number and HB cell number , while still providing adequate reverse voltage to block the dc fault current. The process of choosing and is detailed as follows.
B. Three-Level Cell-Based Hybrid MMC
Once the dc fault is detected, typically within a few tens of microseconds, all of the switches of TL-HMMC are turned off, and the fault current flows through the antiparallel diodes of HB cells. As a result, the HB cells on the arms of the TL-HMMC do not contribute any voltage to block the dc fault current forced by ac line voltages. However, the dc fault currents can be blocked by the voltage impressed by the series-connected capacitors of the TL cells which are inserted into the fault current path from the ac side to the dc side.
The impressed voltage blocking the dc fault is the sum of the upper arm TL voltages on one phase and lower arm TL voltages on another phase. If this impressed voltage is higher than peak line voltage, the uncontrolled fault current from the ac side will be suppressed and the fault current blocked. If all of the HB and TL cells are to have the same voltage stress, the following equation is derived:
The TL cell number per arm required to block the dc fault can then be determined (2) Based on the conventional HB-MMC, the proposed converter replaces fewer than half of the HB cells (2 0.22 0.44) with TL cells; hence, a hybrid converter is comprised of TL and HB cells. This distribution of TL and HB cells reduces the number of power devices in the conduction path and improves the efficiency; meanwhile, the dc fault can still be blocked. The cell structure in Fig. 2 does not guarantee this condition and is a major motivation for adopting the structure in Fig. 3 .
The number of TL cells of the TL-HMMC is set at and compared with other topologies (Table II) . The dc fault blocking capability of the proposed solution is achieved with a penalty of only a 44% increase in conduction losses compared to the conventional HB-MMC. It can also be seen that the number of semiconductors (IGBTs and diodes) required for the TL-HMMC is only around 66.5%
of that for FB-MMC, yielding lower power device capital cost. In addition, the conduction loss of the TL-HMMC is reduced to around 72% of that of the FB-MMC with the same power rating, due to fewer power devices in the conduction path. In normal operation, the clamp switching devices and are always on and the switching loss is zero; thus, the system loss can be reduced further by choosing clamp switching devices with low conduction losses. As a result, the TL-HMMC is expected to be more efficient than predicted by this simple treatment. Table II also compares the TL-HMMC topology with the conventional HB-MMC and demonstrates that the TL-HMMC provides dc fault blocking capability with only a modest increase in semiconductors.
The attributes of the TL-MMC, which are composed of only TL cells per arm, are better than that of FB-MMC and CC-MMC, such as reduced semiconductors in the current path, lower power device capital cost, and reduced shoot through modes, but not as good as that of CD-MMC (Table II) . However, the CD-MMC only utilizes half of the possible cell capacitor voltages to block dc faults; hence, the minimum number of CD cells is twice the number of TL, CC and FB cells in the other hybrid MMCs. The TL-HMMC requires the lowest number of semiconductors among all MMCs and hybrid MMCs with dc fault blocking capabilities, yielding the lowest capital cost and its reliability is potentially improved, as its shoot-through modes are lower and the director switches composed of series-connected IGBTs are not required. The TL-HMMC promises the best performance compared with other MMCs and hybrid MMCs.
Notice that a higher voltage rating switch could, if available with suitable ratings, be used as the clamping circuit, but typically the CC cell would need to use series-connected devices to guarantee suitably rated reverse blocking voltage and current capability. Also, to simplify the comparison, the two clamp switches of the CC cell are both composed of two switches connected in series to block twice the capacitor voltage, and the voltage-sharing problem is neglected.
C. Capacitance Requirements
The specified maximum capacitor voltage ripple generally determines the capacitance requirement. The following section details the process of choosing the capacitances of the TL and HB cells.
Assuming the converter lossless, the dc-side power is equal to the ac power during steady-state operation. Thus, the upper arm power and its average value can be obtained
where is the modulation index, is the phase angle between the phase voltage and current, is the dc current, is the angular frequency, and refers to the upper arms. Similarly, the average power of the lower arm is equal to zero (5) This ensures that the capacitor voltages of HB and TL cells are theoretically unchanged at the beginning and at the end of one fundamental period. Thus, the capacitor voltage balancing can be achieved by rotating the HB and TL cell capacitors when synthesizing different voltage levels, taking into account arm current polarities, and voltage magnitudes of the cell capacitors, as is conventionally performed in MMCs. According to the upper arm power (3), the upper arm energy variation is shown in (6) at the bottom of the page. Fig. 6 shows that angles and , where the upper arm power is zero, are expressed as (7) It can be seen from (7) that the and are determined by the modulation index and the phase angle and are independent of the power rating of the HVDC system. Then, the maximum energy variation for the upper arm is (8) where , and are the minimum and maximum capacitor voltages for the HB and TL cells, respectively; and and are the maximum ripple ratios of HB and TL capacitor voltages (9) Equations (8) and (9) are used to determine the capacitances for the HB and TL cells in Section IV, according to the voltage ripple requirements. Note that the proposed TL cells can operate in a different mode to the HB cells. Thus, their capacitance requirements are different but are still dominated by (8) and (9). Also, in the FC-based cell shown in Fig. 4 , the voltage across is twice of that of . Hence, its capacitance requirement is different than that of the HB cell in the conventional MMC and can be derived with a similar approach to that presented in this section.
III. CONTROL STRATEGY OF TL-HMMC
This section uses the switching function-based model to design the control strategy of the proposed TL-HMMC. Fig. 7 shows that each arm is represented by controlled voltage sources ( and or and ) in series with inductance and resistance of the arm reactor [31] .
The controlled voltage sources can be described in the reference frame by (10) (11) where stands for the converter phases , and are the voltages across th HB and TL cell capacitors in the upper and lower arms, respectively;
, and are the switching functions of the th HB and TL cells in the upper and lower arms, respectively. The above switching functions are defined as (12) (6) According to the equivalent circuit in Fig. 7 , the differential equations that describe upper arm, lower arm, and ac current dynamics of the proposed TL-HMMC are
The dynamics of the common-mode components of arm currents are obtained from (13) and (14), and are described by the following first-order differential equation: (15) (16) where are the circulating currents among the three-phase legs, and are the common-mode components of arm voltages, defined as (17) Equations (15)- (17) indicate that the circulating current can be regulated by controlling the common-mode component of arm voltages. In normal operation, the capacitor voltages of HB and TL cells are all balanced and fluctuate around and , respectively; thus, the following equations are obtained: (18) When (14) is subtracted from (13) , the differential equations describing ac current dynamics of the proposed TL-HMMC can be derived (19) Thus, according to the coordinate transformation [32] , the following equation is derived: (20) where and are the controlled voltages for and axes, respectively, and can be expressed as (21) Therefore, by regulating the voltages developed across HB and TL cells, the ac currents of the proposed TL-HMMC can be controlled in a similar manner to that of the conventional MMC. Equations (19)- (21) are required to show the impact of having TL cells on the voltage outputs. Since the TL cell can generate three voltage levels, its switching function is different than that of the HB cell, depicted by (12) . According to (12) , in addition to (21) , the gating signals for HB and TL cells can be obtained by the inner control loop in Fig. 8 . Note that the inner loop includes the circulating current controller and utilizes the phasedisposition (PD) carriers to generate the gating signals.
IV. DC FAULT BLOCKING AND RIDETHROUGH OPERATION
The performance of the new hybrid MMC in high-voltage applications is assessed using a model of a point-to-point HVDC link with TL-HMMCs in the MATLAB/Simulink environment. A reduced numbers of cells is modelled (where each cell operates at 50 kV) to simplify the complexity of the model (Fig. 9) . The parameters of the two converters (TL-HMMC and TL-HMMC ) are the same and listed in Table III . The equivalent cell number is set at 24 in the test model. Thus, according to (2) , the minimum TL cell number 6, while the HB cell number 12. To simplify the simulation, all HB and TL cells operate in the same condition and their maximum ripple ratios are set at 9%. According to (8) , the HB and TL cell capacitance can be calculated as 595 F.
The full dc fault blocking capability is the primary advantage of the TL cell compared with the HB and the CD counterpart. DC fault blocking capability allows the system to ride-through the dc fault. Fig. 10 compares the dc fault blocking capability of the TL-HMMC with 6 TL and 12 HB cells [ Fig. 10(a) and (c)], with the CD counterpart which uses the same layout (6 CD and 12 HB cells) [ Fig. 10(b) and (d) ]. Note that the CD-HMMC is the same as the TL-HMMC other than replacing the six TL cells with six CD cells. After the permanent pole-to-pole dc fault occurs at 0.14 s, all of the switches are turned off after 25 s from fault initiation, which is a typical time required for the system to sense the fault and act [11] . The proposed TL-HMMC suppresses the ac currents to zero immediately after the fault, without an increase in cell capacitor voltage, by virtue of the full dc fault blocking capability that the TL cells furnish the system [ Fig. 10(a) and (c)] . However, the dc fault cannot be fully To test the dc fault ridethrough operation, the next simulated scenario assumes that the system shown in Fig. 9 is subjected to a solid pole-to-pole dc short-circuit fault at the midpoint of the dc cable at 1.3 s, and cleared after 280 ms.
As previously mentioned, the two converters' switches are disabled after 25 s from fault initiation. In the prefault condition, TL-HMMC transfers 1.5 GW of active power from to , while TL-HMMC is set to maintain the dc voltage constant at 1200 kV. During the simulation, the two converters operate with unity power factor and their actions after dc fault depend on their prefault control modes. In a practical implementation, the ac CBs are still needed to protect the converters and facilitate normal operation, even though the converters can block the dc faults by themselves. In this simulation, the ac CBs are modelled with a delay time of 40 ms and the results are shown in Fig. 11 .
The dc-link voltage drops to zero when the pole-to-pole dc fault occurs at 1.3 s [ Fig. 11(a) ]. Following the fault, the gating signals of the two converters are inhibited, which activates their inherent dc fault blocking capabilities due to the TL cells in each arm. Thus, the three-phase ac currents are regulated to zero, resulting in zero power exchange between the converters and their corresponding ac grids [ Fig. 11(c)-(f) ]. At 1.58 s, the dc fault is cleared and the gating signals of TL-HMMC will be restored to charge the dc cable and build up the dc voltage. Since the two converters are disconnected from the grids by ac circuit breakers (CBs), the TL cell capacitors of TL-HMMC can be connected to the dc cables of the positive and negative poles successively at predefined intervals. Thus, the dc-link voltage is increased in the step of the TL cell capacitor voltage to avoid significant inrush currents and dc voltage oscillation as the dc cable capacitance recharges. Once the dc-link voltage has recovered to around the rated value, the ac CBs are closed and then TL-HMMC is activated to maintain the dc voltage at the rated value. Subsequently, the gating signals of TL-HMMC can be restored, thus allowing their active power to be ramped gradually from 0 to 1.5 GW, over 100 ms, thereby avoiding transient oscillations. Fig. 11 (g)-(j) presents upper and lower arm currents of TL-HMMC and TL-HMMC . These arm currents are suppressed to zero after the fault due to the dc fault blocking capability and the power switches do not suffer any overcurrents. When TL-HMMC is reactivated at 1.7 s, its arm currents are very small due to no power transfer between the ac and dc sides, see Fig. 11 (i) and (j), while the arm currents of TL-HMMC are still zero [see Fig. 11 (g) and (h)]. Fig. 11 (k) and (l) shows that all capacitors of HB and TL cells remain balanced fluctuating around 50 kV, and the ripple ratios are around 8.92%, which is in agreement with the preset value.
Although the test system is subjected to the most severe type of dc fault (pole-to-pole dc fault), it does not suffer overcurrents or overvoltages and can be restored to prefault operating conditions, benefitting from the full dc fault blocking capability of TL cells in the proposed TL-HMMC.
V. CONCLUSION
The novel TL-HMMC achieves the full dc fault blocking capability by using TL cells that utilize a clamp circuit to series-connect capacitors and inserts them in the fault current path thereby reducing the fault current from the ac side to the dc side to zero. Compared to the FB counterpart, the TL cell reliability is likely to improve due to fewer shoot-through modes. The TL-HMMC uses the TL cells in combination with HB cells in each arm. Based on the conventional HB-MMC, the TL-HMMC replaces less than half of the HB cells with the TL cells. The number of semiconductors and conduction losses are reduced to 66.5% and 72% of that for FB-MMC, respectively, yielding lower semiconductor costs and higher efficiency. Meanwhile, the proposed topology can still ride-through the dc fault due to the full dc fault blocking capability of TL cells, which is achieved with a penalty of only a 44% increase in conduction losses compared to the conventional HB-MMC. Simulation results demonstrate the dc fault blocking capability and the improvements compared to the HB-MMC and the CD counterpart. A switching model is developed to control the proposed TL-HMMC by regulating the voltage developed across the HB and TL cells in each arm. The capacitance requirement is derived and the simulation results show that capacitor voltages of the HB and TL cells are all well balanced and within the specified voltage ripple. The dc fault ride-through capability, high efficiency, robustness, and low capital cost of the proposed TL-HMMC make it attractive for applications in HVDC systems.
